1. ÀÇ·Ú»ç: ±¹³» À¯¸í Á¾ÇÕ ÀÇ·á±â±â ȸ»ç
2. ¸ðÁý ³»¿ë : ÀÇ·á±â±â °ü·Ã ¾÷Á¾ Digital/Analog ȸ·Î¼³°è Engineer °æ·Â 4³â ÀÌ»ó ¸ðÁý
¢Ã Position
- ´ëÁ¹ÀÌ»ó (Àü±â/ÀüÀÚ °è¿ Àü°øÀÚ,ÀÇ¿ë°øÇÐ Àü°øÀÚ)
- ³²³à¹«°ü
- ÀüÀÚȸ·Î ¼³°è, FPGA ¼³°è
[ÀÚ°Ý¿ä°Ç]
- °æ·Â 4³â ÀÌ»ó
- VHDL ¶Ç´Â verilog ¸¦ »ç¿ëÇÏ¿© Host Interface ¹× Contorl FPGA ¼³°è´É·Âº¸À¯ÀÚ
-DSP/RISC processorÀÀ¿ë High speed digital ȸ·Î¼³°è °æÇèÀÚ
[Á÷¹«»çÇ×]
- µðÁöÅРȸ·Î¼³°è
- VHDL ¶Ç´Â verilog ¸¦ »ç¿ëÇÏ¿© Host Interface ¹× contorl FPGA ¼³°è´É·Âº¸À¯ÀÚ
- Design Requirement ¿¡ µû¶ó ¼³°è ½ÇÇö
- ºÎǰ¼±Á¤, ȸ·ÎµµÀÛ¼º,PCB¼³°è¿ÜÁÖ
- Boardµð¹ö±ë ¹× ½Å·Ú¼º test
- System integration
¢Ã ¿¬ºÀ¼öÁØ ¹× º¹¸®ÈÄ»ý : ¿¬ºÀ ¹× Á÷±Þ ÃßÈÄ ÇùÀÇ °¡´É
¢Ã ±Ù¹«Áö : ¼¿ï
¢Ã Á¦Ãâ¼·ù: ±¹¹® À̷¼(»çÁøÇʼö) ¹× °æ·Â±â¼ú¼,Àڱ⠼Ұ³¼
¢Ã ÁøÇàÀýÂ÷ : 1Â÷ ¼·ù ÀüÇü- 2Â÷ ¸éÁ¢ÀüÇü
¢Ã ´ã´çÀÚ: ±è¿µÁÖ
¿¬¶ôó : 02-567-7407,7408
À̸ÞÀÏ : kyjoo@jhhr.co.kr |